We have performed a very-long-term study of the response of non-radiation-hardened MOS transistors to elevated-temperature, postirradiation biased anneals. The midgap-voltage shift of these devices returns to -0 V during a 2.75-year, +6 V 100 "C anneal, supporting the idea that interface traps and border traps (near-interfacial oxide traps which can exchange charge with the underlying Si) in these devices are charge-neutral at midgap. Subsequent switched-bias annealing reveals that a significant fraction of the radiation-induced trapped holes have not been removed from the device, but are compensated by electrons in border traps. These border traps can lead to large, reversible changes in midgap-voltage shifts and/or subthreshold stretchout during switched-bias anneals. Midgap-voltage and subthresholdstretchout reversibility remains significant in these devices even after annealing at temperatures up to 350°C. Similar reversibility in postirradiation response, though not as dramatic in magnitude, is observed for hardened transistors and capacitors. These results suggest that border traps may lead to increased reliability problems in some irradiated d e v i c e s , c o m p a r e d t o t h e i r u n i r r a d i a t e d counterparts, especially in applications requiring high-temperature (-100 "C or higher) operation.
I. Introduction
Understanding defect buildup and annealing is c r u c i a l t o i n t e r p r e t i n g t h e o f t e n c o m p l e x postirradiation electrical response of MOS devices and to developing radiation hardness and reliability assurance test methods. Many different studies of MOS postirradiation annealing response have been performed. To date, most have concentrated on t i m e -d e p e n d e n t e f f e c t s t h a t o c c u r a t room temperature or during short-term high-temperature anneals, and most recent studies have focused on hardened MOS devices. However, because of economic and performance requirements, designers of electronic systems for use in modest radiation environments a r e leaning increasingly toward commercial, non-radiation-hardened components. To evaluate the radiation response and long-term reliability of systems using commercial MOS c o m p o n e n t s , t h e response of non-radiationhardened devices must be characterized in more detail than has been done in the past.
In this study we evaluate the response of nonradiation-hardened MOS devices during very-longterm (up to 2.75-yr) postirradiation anneals. These i n c l u d e elevated-temperature ( 10O"C-35O0C) anneals of varying duration at positive, negative, a n d z e r o bias, as s h o w n i n T a b l e 1. F o r comparison, we also discuss how hardened devices respond to switched-bias annealing. In some cases, the MOS electrical response can be understood within the context of conventional defect models. However, in other cases, qualitatively new response is observed. Many surprising results observed in t h i s s t u d y a r e evidently associated with the relatively high densities of "border traps" [1, 2] in these devices. Possible implications of these results f o r MOS defect models and f o r hardness and reliability assurance test definition are discussed. 
Irradiations and Anneals
The primary devices used in this study were n-and p-channel MOS transistors with 45-nm gate oxides built i n Sandia's old baseline (3-pm) technology, but with an additional 1100°C N2 anneal performed after gate oxidation but before polysilicon deposition to degrade the hardness to the level of (or worse than) some commercial technologies [3] . We show later that many trends in the response of hardened oxides, while not as spectacular, are similar to these soft devices. For U.S. Government work not protected by U.S. copyright '0'' the experiments of Table 1 , unlidded devices were exposed to 30, 45, or 90 krad(Si02) in a CO-60 gamma cell at a dose rate of -240 rad(Si02)/s with +6 V gate-to-source bias. After irradiation, devices were subjected to the postirradiation biased anneals of Table 1 . The initial 143-wk, +6 V anneal at 100°C corresponds to a 2-yr, 9-month anneal, and the complete series of experiments of Table 1 lasts -4.2 years. We know of no comparable study of this duration in the literature. Transistor current-voltage (I-V) measurements were performed at room temperature. Standard midgap analysis was performed to try to separate the effects of oxide-and interface-trap charge on the I -V characteristics [4] . Charge pumping measurements were performed on some transistors to estimate the average interface-trap density, and thermally stimulated current (TSC) measurements were performed on capacitors to separate the contributions of trapped holes and electrons to the oxide-trap charge. However, in this and other recent studies [2] , it is clear that conventional electrical techniques cannot always distinguish interface-trap and oxide-trap effects on MOS electrical response from "border-trap" effects [ 1,2].
Gate
Oxide Sub Figure 1 schematically illustrates the physical defects (oxide traps, border traps, and interface traps) that affect MOS electrical response. The line between an oxide trap and a border trap may shift according to the time scale and bias conditions of the measurements. The border-trap density can also vary strongly with device processing, and with i r r a d i a t i o n a n d annealing conditions [ 1,2,5]. Because electrical measurements often cannot distinguish the effects of different physical defects to MOS electrical response, we show our data for the s t u d y of T a b l e 1 in terms of measured threshold-voltage shifts (AVth), extrapolated midgap-voltage shifts (AVmg), and AVth to AVmg stretchout (AVso = AVth -AVpg). At least initially, we do not make the conventional assumptions that AVmg = AVot (threshold shift due to net oxide-trap charge), and AVso = AVi, (threshold shift due to interface traps) [4] . Instead, we analyze the electrical response in terms of the defect model of Fig. 1 . (An alternative, more radical, solution to this ambiguity in nomenclature is discussed in detail for a complementary set of TSC, I/f noise, and annealing experiments in Ref. [2] .)
Stage 1 of the defect buildup and annealing experiment of Table 1 is a 2.75-year, 100°C anneal at 4 V. Figure 2 shows n-channel MOS transistor drain-to-source current, IDS, as a function of gate voltage, VGS, for the first portion of the annealing e x p e r i m e n t f o r t h e 9 0 -k r a d ( S i 0 , ) devices. Irradiation shifts the curve far to the left due to the high hole-trapping efficiency (-45%) of this oxide [3] . Such high trapping efficiency may be associated with some commercial oxides which have received an elevated temperature anneal in an inert ambient [3] , and/or which have been implanted through, e. g., to adjust the threshold voltage. During the +6 V, 100°C anneal, the I-V curves shift back to the right. Their stretchout increases during the first part of the anneal, then decreases at long annealing times. The shift to the right is c a u s e d b y r a d i a t i o n -i n d u c e d t r a p p e d -h o l e neutralization. We show below that the changes in I-V stretchout most likely are caused by changes in bofh the interface-trap and border-trap charge densities during the postirradiation anneal. Midgap measurements on p-channel devices and dual-transistor 161 measurements yielded trends similar to those of Fig. 3 . Charge pumping measurements on similar devices are shown in Section 1 V . C below. T o illustrate t h e selfconsistency of the measurements, Fig. 4 is a plot of the difference between the n-and p-channel threshold voltages, AVthn and AVthp, for the devices of Fig. 3 and otherwise identical p-channel devices on the same chip, irradiated and annealed under identical conditions. Dual-transistor analysis [6, 7] suggests that the following relationship should be valid between the n-and p-channel threshold voltages and their respective subthreshold stretchout voltages, AVson and AVsop,
That is, the difference between the n-and pchannel threshold-voltage shifts should be equal to the sum of the total stretchout in both devices caused by interface traps and border traps [6, 7] . (Recall that AV,,, is positive and AVsop is negative.) exactly the same shape as the n-channel AVso in Fig. 3(b) . AVson should be sensitive to interface and border traps in the upper half of the band gap, and the value of AVthn -AVthp should be sensitive to these quantities over the entire band gap. So, for example, the changes in AV,, in Fig. 3 Returning to Fig. 3(a) , let us assume for the moment that the values of AVmg in Fig. 3(a) can be equated to AVot, which we believe is a reasonable assumption in this case (and most others in our experience). Then it is clear that the response of AVmmg in Fig. 3(a) is similar to that in previous studies of oxide-trap charge neutralization, in that the decrease in AVmg. for all three cases is roughly linear with logarithmic time out to about lo7 s [9] .
At this stage of the 100°C anneal, we reach a point s e l d o m s e e n i n p r e v i o u s work: n e a r -t o t a l neutralization of all net oxide-trap charge. Because the value of AVm does not go positive during the anneal, no significant buildup of net negative charge (e. g., via charging of neutral electron traps [lo] ) is occurring for these devices. Moreover, the value of AVm goes to zero after about 9 months of +6 V, 100°E annealing despite the large, stillchanging subthreshold stretchout. This strongly supports the idea that both interface traps and border traps are charge-neutral at midgap for these devices u n d e r these irradiation and annealing conditions [7] . This result is in agreement with p r e v i o u s e l e c t r o n -s p i n -r e s o n a n c e [ 111 a n d conductance [ 121 studies. However, in Section 1V.D below we also illustrate a case which suggests that the response of AVm in Fig. 3(a) is not universal, though to date we {ave found only a few clear exceptions to this simpler response.
45nm rOn oxld. The behavior of AVso in Fig. 3(b) is more complex, most likely reflecting the interplay between the effects of border traps and interface traps on the subthreshold I-V characteristics of these devices. Note first in Fig. 3 In Fig. 3(b) it appears that the "extra" I-V stretchout introduced during the last 60-k of the 90-k exposure starts to anneal out at earlier times than the stretchout caused by the first 30-k of exposure, Although we cannot yet say whether this is due to interface-trap or border-trap annealing in the 90-k case, this does show that subthreshold stretchout annealing rates at elevated temperatures can depend on the total dose delivered to the device. Traps created (or populated) at the higher doses apparently have lower energies on average than those created at lower doses, consistent with previous isochronal annealing studies of "interfacetrap" buildup and removal in the literature [ 131.
We now consider possible hardness assurance implications of the data of Fig. 3 
(b).
A possible concern is that the reduction in AVso at long times might lead to an underprediction of rebound effects [14-171 during operation in space or other lowdose-rate environments. However, it should be n o t e d t h a t 2 . 7 5 -y r of a n n e a l i n g a t 1 0 0°C corresponds [ 161 (assuming -1.0 eV activation energy) to -7000 yr of operation at 25"C! Thus, the annealing of AVso observed in Fig. 3(b) should not be a serious problem for using higher-dose-rate irradiations and elevated temperature anneals to forecast MOS worst-case response in space unless the mission calls for device operation at elevated temperature [ 131. For technologies with significant annealing of interface traps or border traps at lower temperatures, though, choosing an appropriate irradiation and annealing sequence may be more challenging. Significant low-temperature annealing of interface traps is not usually observed in hardened MOS devices [13- 171, but the data base is more limited for commercial components. Thus, the data of Fig. 3(b) reinforce the point that one should check for the effects of interface-trap or border-trap annealing when performing hardness assurance tests incorporating high-temperature anneals, especially for commercial MOS devices.
B . Soft Oxides: Switched-Bias Anneal
Many studies of MOS response over the last ten years have demonstrated that the apparent annealing of at least some of the oxide-trap charge in MOS devices under positive bias can be reversed d u r i n g a s u b s e q u e n t n e g a t i v e -b i a s a n n e a l [2, 14, . It is therefore interesting to see how many of the trapped holes in these devices were removed (either via hole emission or annihilation by tunneling or injected electrons) during the 2.75-y r , 1 0 0°C 6 V anneal, a n d how many were neutralized by electrons in compensating oxide traps or border traps [2, 14, . Figure 5 shows (a) AVmg and (b) AVso for stages 2 and 3 of the defect buildup and annealing experiment of Table   1 . S t a g e 2 is a 4 -w k (2.4 x 106 s) room temperature anneal, and stage 3 is a 22-wk (1.6 x 107 s) 1 0 0°C anneal, both at -6 V. In Figs. 5(a) a n d ( b ) , t h e 4-wk room-temperature anneal gradually changes the value of AVmg from 0.00 V to -0.21 V for the 30-k case, and from -0.10 V to -0.39 V for the 90-k case. During the same time interval, AVso increased from 0.71 V to 0.82 V in the 30-k case, and from 0.96 V to 1.08 V in the 90-k case. In these and all remaining cases, 45-k data were similar to 30-k and 90-k data, and will not be shown for clarity. After the 4-wk room-temperature anneal, the t e m p e r a t u r e was raised t o lOO"C, a n d t h e magnitude of AVmg increases dramatically in both the 30-k and 90-k cases. By the end of this 22-wk annealing period, there are two extraordinary occurrences. First, it is obvious from Fig. 5 (a) that one can no longer tell simply from the AVmg data which devices received the 30-k dose or the 90-k dose. The two curves are virtually the same. (This is also true for AVso in Fig. 5b .) Moreover, AVmg in the 30-k case at the end of the -6 V annealing period (-1.59 V) is -0.35 V more negative than AV, for the 30-k case (-1.24 V) immediately after irracfiation! The 90-k case, on the other hand, returns to about half its postirradiation value (-3.5 V ) . We know of no previous data that show the "super-reversibility" of the 30-k case, even after long-term annealing. What is more troubling is a minimum exposure is not established for the large post-anneal AVmG shifts of Fig. 5(a) , raising the possibility that similar instabilities may be observed even at lower doses. have not forgotten they were irradiated, they just can't remember exactly what doses they got! This is apparently because the density of electrically active defects created by the first 30-k (or less) of irradiation has reached the maximum (equilibrium) n u m b e r of p o p u l a t e d d e f e c t s t h a t c a n b e maintained in these devices for these conditions.
The "super-reversibility" of AVmg observed in the 30-k case clearly demonstrates that some of the original holes trapped during the 30-k irradiation have already been neutralized by the end of the irradiation and before the first measurement of AVmg. This is not totally unexpected, as tunneling electrons can neutralize essentially all holes trapped within the first -0.3 nm of the oxide in less than about a minute [25] . Some of these holes are annihilated by the tunneling electrons, but many are compensated by electrons in oxide traps or border traps. That significant charge compensation can occur during irradiation has been confirmed by many previous studies, e. g., of MOS annealing response [ 14, or thermally stimulated current [22- 241, but no study of which we are aware shows the dramatic super-reversibility of Fig. 5(a) .
Figures 6(a) and (b) show that subsequent zero-bias annealing greatly reduces both AVmg and AVso. However, returning the bias to -6 V brings the shifts back again! Although some reversibility in the number of "interface states" has been reported during switched-bias anneals in the literature , the dramatic swings in AVso in Fig. 6 (b) are difficult to understand solely within the context of chemical (e. g., hydrogen) models of interface-trap buildup. Instead, the large changes in AVso may reflect the presence of a large number of border traps [1,2] which can reversibly change in energy, location, and/or charge state. These changes in defect configuration may then affect the Figure 7 shows that the (saturation) mobility degradation follows qualitative trends expected from the AV,, data of Fig. 6(b) [6, 26, 27] . That is, the channel mobility increases with decreasing stretchout, reflecting fewer interface traps and/or charged border traps. The mobility then decreases w i t h increasing stretchout, reflecting higher numbers of interface traps and/or charged border traps. If the mobility degradation followed the Sun-Plummer form, and if AVso were dominated solely by interface traps, we would expect:
w h e r e p a n d po a r e the postirradiation and preirradiation mobilities, and a* is a proportionality constant [6] . To easily compare Figs. 6(b) and 7, we re-write Eq. (2) in the following form:
showing the explicit proportionality between AVso and ( p o / p -1) [6] . In the 30-k case in Fig. 6(b) , for example, AVso increases by a factor of -3.35 (from 0.20 to 0.67 V) after the switch from 0 V to -6 V bias. However, from the data of Fig. 7 in the same case, we infer that the value of ( p o / p -1) increases by only a factor of -2.2 (from 0.40 to 0.89) over the same interval, suggesting that at least some of the defects contributing to the increase in AV,, during the -6 V anneal are not as effective in reducing the channel mobility as the defects remaining after the 0 V anneal. Border traps, because they lie in the oxide and not directly at the interface, will cause less scattering per charged trap than would similarly charged interface traps [28] , and therefore appear to play a significant role in the reversibility of AVso in Fig. 6(b) . 2. Border-traP model. Let us now further explore the idea that border traps may account f o r (much o f ) the reversibility in AVmg and AVso observed in Figs. 6(a) and (b). To do so, we will use the basic defect model shown earlier in Fig. 1 . For even greater simplicity, we will totally neglect the contributions of interface traps in this discussion, even though they certainly play a significant role in the observed response, just to see whether border traps can provide a plausible explanation of the observed reversibility. Interface-trap effects would then add to or subtract from the border-trap effects. The model we present may (or may not) also be relevant to similar effects in the literature attributed to "anomalous positive charge [21, 29] ," which in our nomenclature is a donor-like border trap [2] .
When the transistors are initially irradiated u n d e r p o s i t i v e b i a s , h o l e s a r e t r a p p e d predominantly near the Si/SiO, interface for these devices and irradiation conditions [22] . During the very long positive bias anneal at lOO"C, some of the holes are thermally emitted from their traps and leave the oxide [24] , or are annihilated by tunneling or injected electrons from the Si. Others simply have their charge neutralized by electrons captured at nearby trap sites [14, 19, 30] . The reversibility in AVmg in Fig. 5(a) testifies to the large number of electrons that compensate many of the trapped holes. Now we reverse the bias to -6 V and hold the bias negative f o r a long time a t 100°C. E l e c t r o s t a t i c s s u g g e s t s t h a t m a n y of t h e compensating electrons are driven out of the oxide during the negative-bias anneal, even some that were occupying near-interfacial oxide traps that are very close to the Si [2, 23, 24] . This leads to a larger number of uncompensated holes in the oxide (leading to the reversibility in AVmg! and a potentially large number of near-interfacial oxide traps (i. e., border traps) which can stably or metastably [2, 22, 24] accept an electron when the restraining negative bias is removed. Returning the bias to positive at 100°C fills these deeply and leads to fewer available trap sites which can easily exchange charge with the Si at 25°C. (Note that the prolonged negative bias anneals performed here may reveal the presence of holes trapped very near the Si/SiOz interface which, at positive bias, are c o m p e n s a t e d d u r i n g o r v e r y s h o r t l y a f t e r irradiation, and so do not ordinarily contribute to MOS annealing response [ 14, 15, 19, 25] .)
From the above discussion, we conclude that high-temperature positive-bias annealing should tend to reduce the effective border-trap density in these n-channel MOS transistors, and negative-bias annealing should tend to increase their number. Zero-bias annealing, due to the positive built-in field [6] and to the local positive field of the trapped holes, should be similar to positive-bias annealing in this case. These trends are consistent with the results of Figs. 6(a) and (b), as well as u p c o m i n g f i g u r e s f r o m l a t e r stages of the annealing. Further, they are also consistent with trends observed in the l/f noise of n-channel MOS transistors during postirradiation biased annealing, which should also be very sensitive to the effective border-trap density [2, 31, 32] , and with TSC data in Section 1V.D below. Alternatively, changes in the annealing bias may also change the energy and/or location of the border traps because of local restructuring of near-interfacial strained bonds [33, 34] . As demonstrated in l/f noise studies, these border traps communicate with the underlying Si over a very wide range of time scales [2] . We conclude that changes in border-trap density, energy, and/or charge state can provide a plausible explanation for the reversibility in both AVmg and AVso in Figs. 6(a) and (b) . We find it difficult to imagine as simple a mechanism for the observed reversibility using conventional hydrogen models of interface trap buildup and annealing, though such a n e x p l a n a t i o n c e r t a i n l y is p o s s i b l e . T o discriminate among the candidate mechanisms discussed above, it would be interesting to couple electrical tests like those discussed here with e l e c t r o n -s p i n -r e s o n a n c e o r spin-dependentrecombination studies of defect microstructure. Only when electrical and microstructural studies of defects in MOS devices are combined can we develop clearer pictures of the roles of various defects in determining the electrical response of MOS devices. F i g u r e s 9 ( a ) a n d ( b ) s h o w t h a t f u r t h e r s w i t c h e d -b i a s a n n e a l i n g a t 1 5 0°C does not eliminate the reversibility in AVmg and AVso, even though at the end of the annealmg sequences of Fig. 9 we have now subjected these devices to n e a r l y 4 y e a r s o f e l e v a t e d -t e m p e r a t u r e postirradiation annealing. This supports our previous assertion that there appears to be a maximum equilibrium number of populated defects of this type at elevated temperatures in these i r r a d i a t e d devices. Table 1 shows that the experiment continues beyond the results of Fig. 9 . And, though reversible changes in AVmg and AVso continue to be observed in the soft, irradiated devices, even after annealing at 350"C, we show no more of the data because unirradiated control devices from the same wafer also begin to show significant, reversible changes in AVmg and AV,, at 200°C. The magnitude of these shifts is illustrated i n Figs. 10(a) a n d ( b ) f o r -6 V annealing experiments performed on unirradiated devices from the same wafer as the devices of Figs. 2-9 . It can also be seen that significant changes in AV, and AVso were not observed for unirradiated devices biased at -6 V at 100°C or 150°C. For example, AV, , and AVso shift less than 0.1 V for a 1 -wk anneal of the unirradiated devices, while earlier in Fig. 6 the irradiated devices show 0.5 to 1.0 V s h i f t s during -6 V Z00"C anneals of comparable duration. Shifts of similar magnitude but opposite sign were observed during +6 V anneals for the unirradiated devices of Fig. 10 . vacancies is almost certainly responsible for the large levels of I/f noise observed in these devices before and after irradiation [2, 3, 31, 32] . It is tempting to speculate that these oxygen vacancies or vacancy complexes may also be precursors to the border traps inferred from the electrical response of these devices, though we await microstructural evidence on this point. If this is the case, then some commercial oxides which have received hightemperature anneals in inert ambients [35, 36] or have suffered implant damage [37] , both of which should have much higher oxygen vacancy densities t h a n r a d i a t i o n -h a r d e n e d oxides, may show instabilities similar to those we report here. This raises the disturbing possibility that these types of soft oxides may show acceptable oxide reliability characteristics before irradiation (witness the small shifts at 150°C in Fig. lo) , but may show large instabilities a f t e r receiving modest radiation exposure (witness the 30-k response in Figs. 3-9) . We conclude that the annealing experiment of Table  1 raises a concern that the reliability of some irradiated commercial oxides may be inferior to unirradiated devices, especially if the devices must operate for long times at high temperatures.
C . Hard & Soft Oxides: Charge PumDing
T h e s a m e k i n d of r e v e r s i b i l i t y i n I-V response, though at much higher doses and of much smaller magnitude, has been observed in hardened MOS devices subjected to high-temperature, switched-bias anneals r2.18-211. Hence. it amears Anneal Time (s) 4. Discussion. Although the results of Fig. 10 rule out the possibility that the instabilities in AVmg and AV,, o b s e r v e d i n F i g s . 5 -9 a r e d u e t o f a c t o r s independent of the radiation response (e. g., mobile ion effects or hot carriers), this figure does raise t h e i n t r i g u i n g p o s s i b i l i t y t h a t t h e d e f e c t s responsible for the radiation-induced instabilities in the device postirradiation electrical response, or their direct precursors, may be present at different energies or lower densities in the unirradiated devices. The irradiation and annealing may then have increased the number and/or changed the energy of these defects so that instabilities in device response are observed at temperatures well below 200°C. In this regard, it is interesting to note that the devices used for this study contain a lot of oxygen vacancies and/or vacancy complexes i n the S O 2 , which are induced by the hightemperature post-oxidation anneal in N2 [3, 35, 36] . It has been demonstrated that this high density of hardened oxides as in these soft oxides, though to a lesser degree. To provide additional information about defect buildup and annealing in the soft devices of Figs. 2-10 and in hardened oxides with the same thickness (45 nm), we now compare charge pumping measurements performed on these devices during much shorter anneals. Figure I l ( a ) shows the first stage of this second annealing experiment. Initially, and during the 25°C +6 V anneal, hardened devices irradiated w i t h 10 keV x rays at a dose rate of 1667 rad(Si02)/s to 1.0 Mrad(Si02) show a significantly higher density of interface traps (ADit), estimated via the method of Groeseneken et al.
[38] from charge-pumping measurements made at 1 MHz [39] , than do the soft oxides of Figs. 2-10 irradiated to 90 krad(Si02) at a rate of 240 rad(Si02)/s. This trend reverses abruptly when the temperature is raised to lOO"C, after which the value of ADit goes up a little for the hardened devices and goes up a lot for the soft devices. Assuming that the value of it is clear that the trend in the increase in ADit in Fig. 1 ](a) is consistent with the increase in AVso of Fig. 3(b) . We can make this comparison more quantitative using the expression [39] :
where A V i t ( C P ) is a charge-pumping estimate of the contribution of "true" interface traps to AV,,, q is the electronic charge, f$b is the bulk potential, and C o x is the oxide capacitance per unit area. From Fig. l l ( a ) and Eq. (4), we estimate that A V i t ( C P ) = 0.66 V after -1 wk of +6 V, 100°C anneal for the soft device. For the 90-k case in Fig. 3(b) , AVso = 1.20 V after a similar anneal, a little less than double the value of AVit estimated from 1 -MHz charge pumping measurements. This reinforces our conclusion that both interface traps and border traps contribute significantly to the postirradiation response of the soft devices of Figs. 2-10. (Subthreshold-stretchout a n d chargepumping estimates of interface-and border-trap effects on MOS response are compared further in Ref. [39] .)
In Fig. l l ( b ) the value of A D i t decreases slightly after the bias is switched to -6 V during the 100°C anneal for both hard and soft devices, and a small increase is observed upon returning the bias to +6 V. These trends are opposite to the behavior of AVso in Figs. 5-10, though the changes are certainly less dramatic. Finally, in Fig. ll(c) we see that 0 V annealing sharply reduces ADit for the soft device (similar to the behavior of AVso in Fig. 6b ), but returning the bias to -6 V does not restore the value of ADit to its previous level, in contrast to the reversibility of AVso in Figs Figs. 6-9 , and not changes in the interface-trap density. We find this point to be compelling evidence in favor of describing the postirradiation electrical response of MOS devices in terms of the defect nomenclature of Fig. 1 , and not in terms of traditional nomenclature which blurs the distinction between interface-trap and border-trap effects on MOS electrical response [2] .
D. Hard Oxides: TSC
The final experiment we describe is a study of t h e r m a l l y s t i m u l a t e d c u r r e n t (TSC) in MOS capacitors with hardened 21.4-nm oxides that were subjected to postirradiation anneals at positive or negative bias. In this study, identical capacitors were irradiated to 5.0 Mrad(SiOz) at +4 V bias. One group received no postirradiation anneal, and the other groups were ramped from 25°C to 100°C over a -2.5-hr period in the TSC system (so that TSC measurements could be performed during the ramp to 100°C without significantly overshooting the temperature), and then held at 100 -f: 3°C for an additional -13.5 hr. Devices were biased either a t +4 V or -5 V during these postirradiation annealing periods. (Higher bias was used for the negative-bias case to compensate for the -1 V built-in potential [6] in these devices.) The measured TSC during the ramp-up to 100°C is shown in Fig. 12(a) . That more charge is collected during the negative bias anneal than the positive bias a n n e a l is consistent with previous TSC measurements on hard (and soft) oxides, and occurs because radiation-induced holes are trapped in the oxide very close to the Si/Si02 interface for these devices and irradiation conditions [22] . These postirradiation anneals did not remove many of the trapped holes, as we now show. Figure 12(b) shows the full TSC curves m e a s u r e d u n d e r o u r s t a n d a r d e x p e r i m e n t a l conditions [40] . Here irradiated and annealed capacitors were ramped from -25°C to -350°C in -1 hr. Perhaps the most surprising aspect of this experiment was the starting values of AVmg for these devices a f t e r the postirradiation blased anneals of Fig. 12(a) , shown in the inset of Fig.  12(b) . Devices that received no postirradiation anneal had midgap shifts of -0.65 V, which is reasonable for thin, hard oxides irradiated to 5.0 Mrad(Si02). Devices which received a -5 V anneal showed a slight decrease in magnitude of AVmg to -0.57 V, again consistent with previous studies of negative-bias annealing response 12,231. However, the values of AVmg for the capacitors we annealed at +4 V for -16 hr went 0.61 V positive past the preirradiation value! To put this into perspective, the soft devices in Fig. 3 were baked at 100°C under positive bias for nearly 3 years and didn't show a positive AVT These devices were baked at 100°C under positive bias overnight and their AV, 's shifted well into positive territory. We shoufd point out that the devices of Fig. 12(b) had been irradiated and baked out in a previous TSC sequence [22] before the runs shown here, and fresh devices show only -0.1 V positive AVmg after comparable irradiation and annealing. So it may be that the irradiations and bakes introduced border traps which can sustain a net negative charge after positive-bias anneal, unlike the response of other devices (both hard and soft devices from several processes) that we subjected to the same types of irradiation and bake conditions [22, 40] without seeing positive midgap voltage shifts. One might think that these devices developed neutral electron traps [ 101 during their initial irradiations and bakes. However, because additional irradiations and bakes on these devices did not increase the amount of reversibility in these devices, this does not appear to be the case. Further, similarly "pre-stressed" capacitors from wafers with 43-nm oxides from the same lot as these hardened 21.4-nm oxides showed +1.0 V AVmg shifts past the preirradiation value after irradiation to 2.0 Mrad(Si02) and 16-hr, 100°C annealing at 8 V bias. These are the largest positive midgap shifts we have observed for conventional MOS capacitors with Si02 insulating layers. So, whatever the origin of these positive midgap-voltage shifts, it is clear that the trends of Fig. 3(a) do not hold for all irradiated MOS oxides. That is, at long times, the value of AVmg does not always approach 0 V and stay there.
Several points are also worth mentioning about the TSC measurements. First, Fig. 12(b) shows that the -5 V anneal removes more trapped holes than the +4 V anneal, based on the reduced TSC below -160 " C. T h i s evidently occurs because the electrons in border traps act to stabilize the trapped holes during the 4 V anneal, as discussed in Ref.
[2] for a different set of capacitors that show qualitatively similar response. Second, other than the expected reduction in the low-temperature TSC due to the removal of low-energy trapped holes during the 100°C anneal, the TSC curves differ little among the three cases. This indicates that bulk o x i d e -t r a p c h a r g e d o m i n a t e s t h e TSC response, so unfortunately we cannot derive any information about border-trap energies from these TSC measurements. Finally, it is interesting to estimate the amount of trapped-hole (Qh) and trapped-electron (Q,) charge in the oxide near the Si/Si02 interface via the expressions [24, 40] : Although it is not clear that the electrons observed in these hardened oxides are trapped at sites similar to the border traps inferred for the devices of Figs. 3-10, it is interesting that negative-bias annealing significantly decreases Qe from its postirradiation value (from 1.2 to 0.75 nC), and positive-bias annealing dramatically increases Qe (from 1.2 to 1.9 nC). These trends are exactly in line with our discussion of the possible role of border traps in the AVso data of Fig. 6(b) in Section IV.B.2 above, and therefore lend support to that interpretation of the data, We conclude that trends in the TSC response of these h a r d e n e d oxides a r e also consistent with the defect model of Fig. 1 , and confess that we would be hard-pressed to explain them otherwise.
V. Summary and Conclusions
We have performed detailed studies of the response of irradiated MOS transistors through long-t e r m , high-temperature biased anneals. Several surprising results are found which have significant implications for MOS defect models, and p e r h a p s as well f o r defining MOS radiation hardness and reliability assurance test methods. We find that the midgap-voltage shift of transistors with soft 45-nm oxides recovers to 0 V during the first 9 months of a positive-bias 100°C anneal, and then stays there for the next two years, supporting the idea of midgap interface-trap and border-trap charge neutrality in these devices. However, in positive-bias, postirradiation annealing experiments of much shorter duration on two types of hardened oxides t h a t had been s u b j e c t e d to previous irradiation and annealing treatments, the midgapvoltage s h i f t "super-recovered" well past its preirradiation value, suggesting net electron trapping in border traps. This unusual response certainly merits further study.
Soft 45-nm oxides exhibited large, reversible changes in I-V stretchout characteristics that are attributed primarily to border traps in these devices, though a role for interface traps in the reversibility cannot be ruled out. Instabilities in the device subthreshold characteristics could be enhances their density and/or decreases their energy. These results suggest that commercial oxides with a large number of oxygen vacancies (perhaps d u e to high-temperature post-gateoxidation annealing in inert ambients or to implant damage) may exhibit a lower level of oxide reliability after exposure even to modest radiation levels than would their unirradiated counterparts.
We conclude from this study and from a wide survey of related work in the literature (see Refs. [ l ] and [2] ) that conventional defect models and n o m e n c l a t u r e o f t e n p r o v i d e a n i n a d e q u a t e d e s c r i p t i o n of t h e r i c h d e f e c t b u i l d u p and annealing processes that govern the often complex, time-dependent postirradiation response of MOS devices and circuits. Effects of oxide traps, interface traps, and border traps must all be taken into account when trying to understand, predict, or guard against this response. Future studies which combine electrical test methods with microstructural investigations of the Si/Si02 system, e. g. via e l e c t r o n -s p i n -r e s o n a n c e o r spin-dependentrecombination, are required to provide increased insight into the nature of these defects and their effects on MOS electrical response. anneals, but could not be removed entirely even w i t h 3 5 0°C a n n e a l i n g . T h e b o r d e r t r a p s responsible for (much of) these instabilities may be associated with Oxygen vacancies O r vacancy complexes in the Si02 layer. Precursors to the defects that cause the large, reversible changes in the device characteristics may be present in unirradiated devices, but irradiation dramatically sei. NS- 31, 1453 (1984) .
